By Topic

Improved data-acquisition system for microprocessor-based applications using a least significant word algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Benedetti, M. ; Lab. de Instrum. y Control, Univ. Nat. de Mar del Plata, Argentina ; Morgenstern, V.M. ; Carrica, D.O.

A novel technique to compress and expand a digitized signal is presented. The proposed methodology allows the storage memory to be cut in half and the sample frequency of the acquisition system to be doubled. It is useful in those cases in which the number of bits of the analog-to-digital converter is greater than the databus length of the microprocessor and the signal slew-rate is known. The proposed method also permits the clipping of unwanted spikes present in the signal. An application using a 12-bit analog-to-digital converter and an 8-bit microprocessor is given

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:37 ,  Issue: 3 )