By Topic

An 8-bit CMOS 3.3-V 65-MHz digital-to-analog converter with a symmetric two-stage current cell matrix architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ji Hyun Kim ; LG Semicon Co., South Korea ; Kwang Sub Yoon

This paper describes a 3.3-V-65-MHz 8-bit CMOS digital-to-analog converter (DAC) with two-stage current cell matrix architecture which consists of a 4-MSB and a 4-LSB current matrix stage. The symmetric two-stage current cell matrix architecture allows the designed DAC to reduce not only the complexity of decoding logic, but also the number of high swing cascode current mirrors. The designed DAC with an active chip area of 0.8 mm2 is fabricated by a 0.8-μm CMOS n-well standard digital process. The experimental data shows that the rise/fall time, the settling time, and integral nonlinearity/differential nonlinearity (INL/DNL) are 6 ns, 16 ns, and less than 0.8 LSB, respectively. The designed DAC is fully operational for the power supply down to 2.0 V, such that the DAC is suitable for a low voltage and a low power system application. The power dissipation of the DAC with a single power supply of 3.3 V is measured to be 34.5 mW

Published in:

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing  (Volume:45 ,  Issue: 12 )