By Topic

Embedded DRAM technology compatible to the 0.13 /spl mu/m high-speed logics by using Ru pillars in cell capacitors and peripheral vias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

18 Author(s)
Nakamura, S. ; Fujitsu Labs. Ltd., Atsugi, Japan ; Kosugi, M. ; Shido, H. ; Kosemura, K.
more authors

High-aspect-ratio Ru pillar technology is developed for 0.15 /spl mu/m embedded DRAMs; the cell size is 0.21/spl mu/m/sup 2/. The paper shows the schematic structure of the cell array and the peripheral transistors. The Ru pillars improve the cell performances and logic delay time of the previously proposed pillar DRAM structures. The typical Ta/sub 2/O/sub 5//Ru capacitor shows the equivalent oxide thickness toxeq of 1.1nm and the leakage current of 1nA/cm/sup 2/ at /spl plusmn/O.5V. The Ru pillar is fabricated by etching the sputtered Ru on the CVD-Ru plug. The gate delay of the logic with this embedded DRAM results in smaller than 20% increase of the 0.13 /spl mu/m pure logic without DRAMs. The increase in the contact resistance between Ru and silicon during the 600/spl deg/C annealing to make cell capacitors is effectively suppressed by a barrier metal structure of TiN/Ru.

Published in:

Electron Devices Meeting, 1998. IEDM '98. Technical Digest., International

Date of Conference:

6-9 Dec. 1998