By Topic

A design-in methodology to ensure first time success of complex digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gautam, A. ; DSP Group, Texas Instrum. India, India ; Rao, J. ; Rathi, R. ; Udayakumar, H.

TMS320C2700 is the first TI DSP with a new architecture combining the features of a traditional DSP and Micro-Controller, targeted for Hard Disk Drives, DVD and Embedded Control applications. The development of this reusable DSP Core and the Emulation Test Chip with an aim of fast turn-around to market posed many design and methodology challenges. These challenges included efficient layout of a datapath and bus-dominant Core, meeting all the performance and reliability requirements, clocking methodology for a reusable Core, and the design of a 1 million gate Emulation Chip with 82 K×16 on-chip RAM and many peripherals. This paper describes the various design-in approaches used to meet these goals, reducing the iterations in the design cycle, ultimately resulting in a first pass working silicon for the design

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999