By Topic

An approach to evaluating the effects of realistic faults in digital circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Z. Kalbarczyk ; Center for Reliable & High Performance Comput., Illinois Univ., Urbana, IL, USA ; J. Patel ; M. S. Lee ; R. K. Iyer

This paper presents a hierarchical simulation methodology that enables accurate system evaluation under realistic faults and conditions. The methodology spans the entire range of analysis from the device level to the system level. In this study we focus on two low levels of the simulation hierarchy-the device level and the circuit level. The primary fault model is obtained via simulation of the transistor-level effect of radiation particles penetrating the device. The resulting current bursts constitute the first-level fault dictionary and are used in the circuit-level simulation to determine the impact on circuit latches and flip-flops. The resulting outputs are recorded in the fault dictionary and can be used to analyze the impact of transients at the higher simulation levels, i.e., the chip level and the system level. The study demonstrated that the proposed hierarchical fault injection methodology is able to precisely capture the generation of transients in digital devices and thus provides a basis for realistic system evaluation

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999