By Topic

Efficient DC analysis of RVJ circuits for moment and derivative computations of interconnect networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. H. Batterywala ; Dept. of Electr. Eng., Indian Inst. of Technol., Bombay, India ; H. Narayanan

In this article we present a method for analysis of electrical networks containing positive resistors, voltage sources and current sources. We lay emphasis on computational aspects like size and positive definiteness of the resulting matrix. Currently the most popular method for analysis of such circuits is modified nodal analysis, which always yields a nonpositive definite matrix whenever voltage sources are present in the circuit. Our method constructs two minors of the underlying graph of the network and then uses these for writing KCE and KVE, thereby resulting in a symmetric positive definite system of equations of smaller size. We exploit the presence of voltage sources, and hence usually get a block diagonal structure in the matrix to be factored. Though our method is general enough and performs better than MNA for all DC circuits, it is specifically aimed towards solving DC circuits encountered during interconnect analysis

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999