By Topic

MPEG-2 video data simulator: a case study in constrained HW-SW codesign

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Goswami, R. ; Cadence Design Syst., Noida, India ; Srinivasan, V. ; Balakrishnan, M.

An MPEG-2 video data simulator has been designed in a constrained design space. A hierarchical FSM model has been developed for MPEG-2 video data simulator. This model can be used for any sequence of moving pictures. This model was verified by behavioral (C-language) simulation for a particular case (color-bars data and I I I picture sequence). After an evaluation of the implementation options available in our fairly constrained design space, firmware implementation was selected and implemented

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999