By Topic

Design for manufacturing in the semiconductor industry: the Litho/Design Workshops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Schellenberg, F.M. ; OPC Technol., San Jose, CA, USA

Design for Manufacturing (DFM) practices for productivity improvement have been applied with great success in many industries, including automobile manufacturing, engine design, and consumer electronics. Until now, Moore's Law for IC productivity has been dominated by innovation and invention, not a drive for efficiency. With IC fab costs dramatically increasing, DFM procedures are becoming far more attractive. In this paper, we briefly review the general DFM practices that have been successful in other industries, and report on the results from an example in the semiconductor industry, produced by the SEMATECH Litho/Design Workshops. The results of these workshops have assisted the adoption of advanced lithographic DFM technologies, such as OPC (Optimized Process Correction) and accelerated progress along the Moore's Law productivity curve

Published in:

VLSI Design, 1999. Proceedings. Twelfth International Conference On

Date of Conference:

7-10 Jan 1999