By Topic

A new symbolic method for analog circuit testability evaluation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fedi, G. ; Dept. of Electron. Eng., Florence Univ., Italy ; Luchetta, A. ; Manetti, S. ; Piccirilli, M.C.

Testability is a very useful concept in the field of circuit testing and fault diagnosis and can be defined as a measure of the effectiveness of a selected test point set. A very efficient approach for automated testability evaluation of analog circuits is based on the use of symbolic techniques. Different algorithms relying on the symbolic approach have been presented in the past by the authors and in this work noteworthy improvements on these algorithms are proposed. The new theoretical approach and the description of the subsequent algorithm that optimizes the testability evaluation from a computational point of view are presented. As a result, in the computer implementation the roundoff errors are completely eliminated and the computing speed is increased. The program which implements this new algorithm is also presented

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:47 ,  Issue: 2 )