By Topic

ATPRG: an automatic test program generator using HDL-A for fault diagnosis of analog/mixed-signal integrated circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wei-Hsing Huang ; Dept. of Electr. & Comput. Eng., Michigan State Univ., East Lansing, MI, USA ; Chin-Long Wey

HDL-A is an analog version of the Hardware Description Language which is suitable for structural and behavioral descriptions and simulations of digital, analog, and mixed-signal circuits and systems. This paper presents an automatic test program generator (ATPRG) for fault diagnosis of analog/mixed-signal integrated circuits. The ATPRG is developed under the Mentor Graphics Design system environment, where the units under test (UUT's) are modeled in HDL-A and simulated by Accusim, and AMPLE (Advanced Multi-Purpose Language) in Mentor Graphics Design system environment is used to define and execute the generation process automatically. To increase the reliability and quality, the generated test programs will be verified and validated. A verification process checks if the test programs are generated correctly and if the generated test programs can effectively locate fault(s). The test programs are validated by emulating the UUT's. The actual test can be run in a fully automatic mode, or interactively

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:47 ,  Issue: 2 )