By Topic

Low power DCT implementation approach for CMOS-based DSP processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Masupe, S. ; Sch. of Eng., Cardiff Univ., UK ; Arslan, T.

An algorithm is presented for the low power implementation of the discrete cosine transform on single multiplier CMOS DSPs. The algorithm reduces power by reducing the amount of switched capacitance within the multiplier section of the DSP. This is achieved by a combination of using shift operations where possible, and manipulating bit-correlation between successive cosine coefficients applied to the input of the multiplier section. It is shown with a number of examples that up to 50% power saving can be achieved and that the algorithm provides a potential for more savings in power

Published in:

Electronics Letters  (Volume:34 ,  Issue: 25 )