By Topic

Scaling rules for bipolar transistors in BiCMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Rosseel, G.P. ; Stanford Univ., CA, USA ; Dutton, R.W.

Scaling rules for bipolar transistors in BiCMOS gates are derived such that the gates maintain their performance advantage over scaled CMOS implementations. These are compared with those for bipolar transistors in ECL (emitter coupled logic) gates and are found to be generally similar under realistic scaling assumptions, except for a conflict in the choice of the collector doping concentration. Bipolar transistors for BiCMOS drivers require a high collector doping concentration (typically higher than 5E16 cm/sup -3/) while ECL circuits require bipolar transistors with lower value for the collector doping concentration (typically lower than 2E16 cm/sup -3/).<>

Published in:

Electron Devices Meeting, 1989. IEDM '89. Technical Digest., International

Date of Conference:

3-6 Dec. 1989