By Topic

A new technique to ensure quality of test patterns

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Peng-Cheng Koo ; IC Design Centre, Siemens Components Private Ltd., Singapore ; San-Liek Pang

This technique detects all active pins in a test pattern electrically using an ATE system. Exhaustive checks on signal pins with different input and output levels ensures that all patterns are stable. Information gathered on active pins for all patterns allows optimised pattern selection for level testing. The technique is portable across different ATE systems and devices. Results show that the test time can be reduced, by up to 31.1% with the proper selection of patterns for level tests of VLSI devices

Published in:

Test Symposium, 1998. ATS '98. Proceedings. Seventh Asian

Date of Conference:

2-4 Dec 1998