Referenced Items are not available for this document.
A neural network (NN) scheme is proposed for congestion control in an ATM switch with time priorities. It is shown that in a prioritised switch it is necessary to monitor the buffer to be controlled as well as buffers with higher priorities. Furthermore, it is shown that the NN scheme in a time prioritised switch gives lower cell loss and delay when compared to the conventional binary scheme
Published in:
Electronics Letters
(Volume:34
,
Issue:
22
)
Date of Publication: 29 Oct 1998
- Page(s):
- 2097 - 2098
- ISSN :
- 0013-5194
- INSPEC Accession Number:
- 6092848
- Digital Object Identifier :
- 10.1049/el:19981467
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- 29 Oct 1998
- Sponsored by :
- Institution of Engineering and Technology
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
