By Topic

CPLD-oriented design projects for the first course in digital systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
D. J. Ahlgren ; Dept. of Eng., Trinity Coll., Hartford, CT, USA

This paper reports on enhanced educational outcomes that have been achieved at Trinity College by introducing complex programmable logic devices (CPLDs) and the hardware description language VHDL in the first course in digital design. Using Altera's Max+Plus II package and concurrent engineering practices, a team of eight students implemented a fully operational four-bit "tiny" CPU as a three-week final design project. Such successes demonstrate that modern CAD tools and use of CPLDs encourage creativity and system-level thinking in a first course.

Published in:

Frontiers in Education Conference, 1998. FIE '98. 28th Annual  (Volume:3 )

Date of Conference:

4-7 Nov. 1998