By Topic

System-on-a-chip methodology for telecom applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Voros, N.S. ; Dept. of Electr. & Comput. Eng., Patras Univ., Greece ; Tsasakou, S. ; Mariatos, V. ; Birbas, M.
more authors

This paper presents a methodology for system-on-chip application development. The complexity of such systems requires a series of development stages where the designer has to capture system requirements through formal specification languages, select the appropriate architectural platform for implementing the final system realization, provide detailed design for hardware and software parts, and finally validate the system under development before the actual implementation. The proposed design framework leads from specification down to implementation, where a virtual prototype is produced as the last stage of system design

Published in:

Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on

Date of Conference:

29 Sep-2 Oct 1998