By Topic

A low-cost VLIW DSP architecture for communication equipment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Petit, L. ; Microelectron. Lab., Katholieke Univ., Leuven, Belgium ; Legat, J.

A new DSP architecture based on a traditional VLIW processor is presented. It is able to perform a maximum of 8 instructions per cycle with only a 64-bit instruction word by fetching the address of previously stored instructions instead of the entire instruction word. Simulations have shown that, compared to the VLIW architecture, the reduction of the instruction word size induces no significant decrease of performance in the field of signal processing algorithms. Moreover, in combination with a high-speed external memory, this architecture does not need any instruction cache, making it suitable for applications where low-cost is a key feature

Published in:

Signals, Systems, and Electronics, 1998. ISSSE 98. 1998 URSI International Symposium on

Date of Conference:

29 Sep-2 Oct 1998