By Topic

PIN-preamp module and CDR-DMUX constituting a receiver for short-haul links up to 3.5 Gb/s

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. Hauenschild ; Siemens AG, Munich, Germany ; D. Friedrich ; J. Herrle ; J. Krug

A 3.5-Gb/s two-chip receiver consisting of a preamp and a gate-array-based clock and data recovery demultiplexer (CDR-DMUX) is fabricated in a 25-GHz Si bipolar process. The preamp is mounted within a 5-mm-diameter PIN-diode package. Measurements show >10 dB excess gain if the input referred offset of the CDR is restricted to <1.5 mV. The gate array is utilized to <30% and mounted in a 100-pin plastic package. The CDR features an asynchronous-digital-hierarchy-compatible loss-of-signal detection tripping at a bit error rate >10-3. The chips dissipate 210 and 1500 mW from +5.0- and -4.5-V supplies, respectively

Published in:

IEEE Journal of Solid-State Circuits  (Volume:33 ,  Issue: 12 )