By Topic

A 115-mW, 0.5-μm CMOS GPS receiver with wide dynamic-range active filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Shaeffer, D.K. ; Center for Integrated Syst., Stanford Univ., CA, USA ; Shahani, A.R. ; Mohan, S.S. ; Samavati, H.
more authors

This paper presents a 115-mW Global Positioning System radio receiver that is implemented in a 0.5-μm CMOS technology. The receiver includes the complete analog signal path, comprising a low-noise amplifier, I-Q mixers, on-chip active filters, and 1-bit analog-digital converters. In addition, it includes a low-power phase-locked loop that synthesizes the first local oscillator. The receiver achieves a 2.8-dB noise figure (prelimiter), a 56-dB spurious-free dynamic range, and a 17-dB signal-to-noise ratio for a noncoherent digital back-end implementation when detecting a signal power of -130 dBm at the radio-frequency input

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 12 )