By Topic

A CMOS IF transceiver with reduced analog complexity

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Paulus, T. ; Crystal Semicond. Corp., Austin, TX, USA ; Somayajula, S.S. ; Miller, T.A. ; Trotter, B.
more authors

Signal processing techniques are used to minimize the analog complexity in an intermediate-frequency (IF) transceiver. The receiver digitizes the IF signal directly by subsampling and complex bandpass delta-sigma modulation. A new loop filter is proposed for use in the complex delta-sigma. Digital demodulation and filtering are then used to extract the baseband information. The transmit section converts baseband to IF through an all-digital signal path. A bandpass delta-sigma modulator quantizes the digital IF signal to 1 bit in order to simplify the IF output digital-to-analog converter/driver. The output driver provides analog finite impulse response filtering for quantization noise

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 12 )