By Topic

A 113-dB SNR oversampling DAC with segmented noise-shaped scrambling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Adams, R. ; Analog Devices Inc., Wilmington, MA ; Nguyen, K.Q.

A sigma-delta digital/analog converter implemented in 0.6-μ CMOS uses a 6-bit modulator together with a segmented noise-shaped scrambling scheme to achieve 113-dB A-weighted dynamic range over a 20-kHz bandwidth. A continuous-time output stage is used to achieve high signal-to-noise ratio in a 9.1-mm2 die area. The output stage uses a dual return-to-zero circuit that eliminates errors caused by intersymbol interference

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 12 )