Cart (Loading....) | Create Account
Close category search window
 

Simulation of test wafer consumption in a semiconductor facility

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Foster, B. ; TEFEN Ltd., Foster City, CA, USA ; Meyersdorf, D. ; Padillo, J.M. ; Brenner, R.

A discrete event simulation methodology was developed to assist in managing test wafer usage in semiconductor fabs. The purpose of modeling test wafer usage is to predict the number of new test wafers required, test wafer WIP levels, and how to downgrade test wafers to reduce costs of purchasing new test wafers. The test wafer simulation methodology is a detailed yet accurate way to predict test wafer consumption. The methodology has been implemented in a 200 mm development facility, resulting in considerable cost savings by reducing the overall WIP levels of test wafers

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1998. 1998 IEEE/SEMI

Date of Conference:

23-25 Sep 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.