By Topic

In-line defect density targets for new technology from development to manufacturing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Shamble, E. ; Cypress Semicond., San Jose, CA, USA ; Ben-Tzur, M. ; Sharifzadeh, S.

IC manufacturers continuously shrink device dimensions, in order to gain more value from the silicon. Pushing old technologies to the limits is part of the shrinkage path. One of the key questions to be answered is how low must the in-line defect density be at the various stages of development to ensure an economic, robust, and timely transfer to manufacturing. This paper discusses one solution to this question

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop, 1998. 1998 IEEE/SEMI

Date of Conference:

23-25 Sep 1998