Cart (Loading....) | Create Account
Close category search window

40 nm gate length ultra-thin SOI n-MOSFETs with a backside conducting layer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Suzuki, E. ; Electrotech. Lab., Ibaraki, Japan ; Ishii, K. ; Kanemaru, S. ; Maeda, T.
more authors

There has been intensive interest in how far Si MOSFETs can be scaled in future VLSIs. Although the short channel effect becomes severe with decreasing channel length, modelling and simulation have indicated still wide room even beyond 0.1 /spl mu/m Si technologies (Sekigawa and Hayashi, 1984, and Yan et al., 1992). To avoid the short channel and punch-through effects in such short channel devices, it has been pointed out that a thin active Si layer with a backside conducting layer and an ultra-shallow source and drain junction are effective. In this paper, we demonstrate the high performance of 40 nm gate length ultra-thin SOI n-MOSFETs with a 100 nm buried oxide and a backside conducting layer, and confirm the excellent roll-off characteristics.

Published in:

Device Research Conference Digest, 1998. 56th Annual

Date of Conference:

22-24 June 1998

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.