Close category search window
 

Failure modes & effects analysis (FMEA) of flip chip devices attached to printed wiring boards (PWB)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kennedy, M. ; Medtronic Micro-Rel, Tempe, AZ, USA

Assembly techniques using flip chip devices on PWB and ceramic have been available for several years. When Medtronic Micro-Rel decided to introduce this technology or change some of the design, component, or process parameters, failure modes and effects analysis (FMEA) proved to be a useful tool to identify any potential design and process related failure modes. Additional purposes of an FMEA are: to determine the effects of the failure modes; to determine the root cause of the failure modes; to prioritize actions using a ranking system for failure mode effects in terms of failure mode occurrence probability, failure mode effect severity and failure mode detection probability through manufacturing; to identify, implement, and document corrective actions to address failure modes with rankings that are considered unacceptable. The purpose of this paper is to address FMEA by dividing the process into smaller pieces for manageability. Also, this report addresses preliminary FMEA performed early in the evaluation stage of flip chip devices on PWB. Many initial inputs were based on available literature, and many of the evaluations and designed experiments (DOE) performed were driven by the initial FMEA rankings. During development, six DOEs were recorded and performed, addressing various issues related to flip chip attachment. Areas reviewed included solder screening, reflow profiles of the flip chip dice, and underfill dispense parameters. The FMEA was then reevaluated after all evaluations and qualification builds were performed. These findings were used to drive design rules and process parameters

Published in:
Electronics Manufacturing Technology Symposium, 1998. Twenty-Third IEEE/CPMT

Date of Conference: 19-21 Oct 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.