By Topic

MOS transistors with stacked SiO2-Ta2O5-SiO2 gate dielectrics for giga-scale integration of CMOS technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
I. C. Kizilyalli ; Bell Labs., Lucent Technol., Orlando, FL, USA ; R. Y. S. Huang ; R. K. Roy

Advances in lithography and thinner SiO2 gate oxides have enabled the scaling of MOS technologies to sub-0.25-μm feature size. High dielectric constant materials, such as Ta2O5, have been suggested as a substitute for SiO2 as the gate material beyond t/sub ox//spl ap/25 /spl Aring/. However, the Si-Ta2O5 material system suffers from unacceptable levels of bulk fixed charge, high density of interface trap states, and low silicon interface carrier mobility. We present a solution to these issues through a novel synthesis of a thermally grown SiO2(10 /spl Aring/)-Ta2O5 (MOCVD-50 /spl Aring/)-SiO2 (LPCVD-5 /spl Aring/) stacked dielectric. Transistors fabricated using this stacked gate dielectric exhibit excellent subthreshold behaviour, saturation characteristics, and drive currents.

Published in:

IEEE Electron Device Letters  (Volume:19 ,  Issue: 11 )