By Topic

Stochastic-flash analog-to-digital conversion

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Carbone, P. ; Dept. of Electron., Rome Univ., Italy ; Caciotta, M.

Flash-type analog-to-digital converters (ADC's) presenting a nonlinear behavior, i.e., having nonequally spaced threshold levels, may introduce harmonic distortion that can be reduced by employing large-amplitude dither-based conversion techniques. However, large-scale dithering is difficult to implement and, in addition, severely reduces the ADC input dynamic range. In this paper, a new ADC architecture is presented based on ordinary flash conversion and dynamic element matching, that strongly reduces nonlinear distortion. It eliminates the need for large-scale dither signals by randomizing the resistor positions in the resistor string used to generate the voltage references. Some properties of this architecture are analyzed and simulation results that validate the theoretical assumptions are presented

Published in:

Instrumentation and Measurement, IEEE Transactions on  (Volume:47 ,  Issue: 1 )