By Topic

A 1.2-W single-chip MPEG2 MP@ML video encoder LSI including wide search range (H±288, V:±96) motion estimation and 81-MOPS controller

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
E. Ogura ; Media Processing Labs., Sony Corp., Tokyo, Japan ; M. Takashima ; D. Hiranaka ; T. Ishikawa
more authors

An MPEG2 MP@ML video encoder large-scale integrated circuit (LSI) has been developed including an 81 MOPS controller and motion estimator. By using two adaptive algorithms, a wide motion-estimation search area (±288 pixels horizontal and ±96 pixels vertical) was achieved with computation complexity of only 0.5% (20 GOPS) of full search block-matching algorithm. By using this expanded motion-estimation search area, there is a significant improvement in picture quality for coding fast motion sequences. The power consumption was reduced by using an efficient pipeline architecture and optimizing the circuitry, especially in the motion-estimation block and the data transfers for the external SDRAM. The 13.7×12.4 mm2, 4.5-M transistor device using 0.4-μm CMOS technology dissipates 1.2 W at 3.3 V

Published in:

IEEE Journal of Solid-State Circuits  (Volume:33 ,  Issue: 11 )