By Topic

SI issues associated with high speed packages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
N. Jain ; Ansoft Corp., Pittsburgh, PA, USA ; J. Silvestro ; Z. Cendes ; S. Potluri

Signal integrity and EMC issues are becoming increasingly important in the design of electronic systems. Next generation designs will have higher clock speeds and smaller die sizes. Electronic designers are finding that they need to accurately characterize SI and EMC effects during the design phase to avoid costly delays later. Signal integrity issues are typically studied using an extraction tool with a circuit simulator to analyze crosstalk, switching noise and line reflection. Higher frequency effects, such as package resonance and radiation are studied using full wave simulation tools. Analysis of a high pin count, high speed package is presented. A quasi-static SI simulation using accurate extraction tools and a full-wave simulation are discussed. The effect of die paddle on crosstalk, reflection, resonance and radiation for this package are taken into account

Published in:

Electronic Packaging Technology Conference, 1997. Proceedings of the 1997 1st

Date of Conference:

8-10 Oct 1997