By Topic

A simple and advanced neural circuit element by using an SOI insulated-gate pn junction device

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Omura, Y. ; Dept. of Electron., Kansai Univ., Osaka, Japan

Neural logic devices and circuits have been extensively studied, and recently, a /spl nu/MOS transistor and its logic circuits were proposed (Shibata and Ohmi, 1991). However, a /spl nu/MOS transistor which shows a neuron-like operation (sum of products) does not reflect a synaptic operation flexibly. The author has previously proposed a synaptic logic element by using an SOI insulated-gate p-n junction device called a lubistor (Omura, Appl. Phys. Lett. vol. 40, vol. 6, pp. 528-9, 1982), and recently demonstrated important functions (Omura, Ext. Abstr. of Int. Conf. on Solid State Dev. and Mat., pp. 140-1, 1997). This paper describes a new, simple, advanced neural circuit element and simulation results of circuit operations.

Published in:

SOI Conference, 1998. Proceedings., 1998 IEEE International

Date of Conference:

5-8 Oct. 1998