By Topic

Hysteresis effect in pass-transistor based partially-depleted SOI CMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Puri, R. ; IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA ; Chuang, C.T.

Summary form only given. Pass-transistor based circuits such as complementary pass-transistor logic (CPL) have recently emerged as strong contenders for implementation of high-performance arithmetic operations (Yano et al, 1996). The single-ended version known as LEAP offers the advantage of lower power in addition to high performance. The nMOS pass-transistor based circuits with partially-depleted SOI devices offer significant performance improvement over bulk-CMOS due to the absence of reverse body effects in the floating body configuration (thus minimising the V/sub T/ loss in passing the "high" state and improving the driving capability). This paper examines the effect of hysteretic V/sub T/ variation on the performance of LEAP and CPL circuits. The device used in this study has L/sub eff/=0.12 /spl mu/m, t/sub ox/=3.5 nm, t/sub Si/=200 nm, t/sub BOX/=400 nm, and the supply voltage (V/sub DD/) is 1.8 V.

Published in:

SOI Conference, 1998. Proceedings., 1998 IEEE International

Date of Conference:

5-8 Oct. 1998