By Topic

Design and optimization of double-gate SOI MOSFETs for low voltage low power circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wei, L. ; Dept. of Electr. Eng., Purdue Univ., West Lafayette, IN, USA ; Chen, Z. ; Roy, K.

With the growing use of portable and wireless electronic systems, design of high performance, low-voltage, low-power digital devices and circuits has become an important concern for VLSI applications. The double-gate (DG) fully-depleted (FD) silicon-on-insulator (SOI) MOSFET has an ideal subthreshold slope, high drive current and superb short channel effect immunity, which makes it very attractive in low-voltage, low-power, and high-performance CMOS designs. In this paper, by solving the Poisson equation, we propose a general model which has been verified by SOI-SPICE simulations. Based on this model, DGSOI MOSFETs are compared with conventional single gate FD SOI (SGSOI) MOSFETs, and the design and optimization of DGSOI MOSFETs in terms of circuit delay, power dissipation and power delay product are presented. In our analysis, we focus on FD DGSOI transistors without volume inversion, where the classical method is still valid.

Published in:

SOI Conference, 1998. Proceedings., 1998 IEEE International

Date of Conference:

5-8 Oct. 1998