By Topic

The memory structures of ATLAS I, a high-performance, 16×16 ATM switch supporting backpressure

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pnevmatikatos, D. ; Inst. of Comput. Sci., Found. for Res. & Technol., Hellas, Greece ; Kornaros, G. ; Kalokerinos, G. ; Xanthaki, C.

We present the overall structure of ATLAS I, emphasizing the memory use and requirements. We categorize these requirements in functionality and bandwidth and present the solutions we used in the first implementation of ATLAS I in a 0.35 μ CMOS technology. This implementation can serve as a starting point in the design of future switches with functionality similar to ATLAS I

Published in:

ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International

Date of Conference:

13-16 Sep 1998