By Topic

Low-power coefficient segmentation algorithm for FIR filter implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Erdogan, A.T. ; Sch. of Eng., Cardiff Univ. of Wales, UK ; Arslan, T.

A new multiplication algorithm is introduced for the low-power implementation of digital filters on CMOS based digital signal processing systems. The algorithm decomposes individual coefficients into two less complex subcomponents. The decomposition, performed using a heuristic approach, divides a given coefficient such that a part is produced which can be implemented using a single shift operation, leaving another part with a reduced wordlength to be applied to the coefficient input of the hardware multiplier. This results in a significant reduction in the amount of switched capacitance and consequently power consumption. The authors describe the algorithm and present associated results, including the effects of overheads due to shift operations, showing up to 63% saving in power

Published in:

Electronics Letters  (Volume:34 ,  Issue: 19 )