By Topic

CMOS buffer sizing for long on-chip interconnects

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Cappuccino, G. ; Dept. of Electron., Calabria Univ., Italy ; Cocorullo, G. ; Corsonello, P.

A novel transistor sizing rule for long interconnect drivers is proposed. It allows true line matching to be achieved, thus either minimising delay or preserving signal integrity, when propagation time along the line becomes significant with respect to signal transition time. In this case the transmission line properties of long interconnects alter the behaviour of the CMOS buffer, forcing transistors to work mainly in the linear mode rather than in saturation as is usually assumed

Published in:

Electronics Letters  (Volume:34 ,  Issue: 20 )