By Topic

New dynamic flip-flops for high-speed dual-modulus prescaler

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ching-Yuan Yang ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Guang-Kaai Dehng ; June-Ming Hsu ; Shen-Iuan Liu

A fast pipeline technique using single-phase, edge-triggered, ratioed, high-speed logic flip-flops and D flip-flops is introduced and analyzed. The circuits achieve high speed by reducing the capacitive load and sharing the delay between the combination logic blocks and the storage elements. Also it is suitable for realizing high-speed synchronous counters. A divide-by-128/129 and 64/65 dual-modulus prescaler using the proposed flip-flops is measured in 0.8 μm CMOS technology with the operating clock frequency reaching as high as 1.8 GHz

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 10 )