By Topic

Development of a high-performance general purpose neuro-computer composed of 512 digital neurons

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Sato, Y. ; Central Res. Lab., Hitachi Ltd., Tokyo, Japan ; Shibata, K. ; Asai, M. ; Ohki, M.
more authors

A high-performance, general-purpose neuro-computer composed of 512 digital neurons is developed. Each neuron has an execution unit which is optimized for traditional neural functions, but the use of a micro-programming architecture makes it general enough to implement any neural function. Horizontal micro-instruction formats and massively parallel-pipelined computation allows high-speed on-chip learning. The theoretical maximum learning speed for the backpropagation algorithm is 1.25 GCUPS (giga connection updates per second). Eight digital neurons are integrated on each neuron chip by using 1.0-μm CMOS technology, and 64 neuron chips are packaged in this hardware. This hardware can be connected to a host workstation by a SCSI network. We applied this neuro-computer to handwritten numerals recognition. The learning speed by using the neuro-computer is over 1000 times faster than by using the workstation.

Published in:

Neural Networks, 1993. IJCNN '93-Nagoya. Proceedings of 1993 International Joint Conference on  (Volume:2 )

Date of Conference:

25-29 Oct. 1993