By Topic

Applying hardware/software co-design to systems-on-a-chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Berger, A.S. ; Res. & Dev. Dept., Appl. Microsyst Corp., Redmond, WA, USA

Systems-on-silicon or systems-on-a-chip (SOC) are becoming more common as the capabilities of the silicon foundries, and the supporting technologies of hardware description languages and simulation continue to mature. Successful development programs for SOC-based designs will require that these tools continue to evolve and that the development teams also evolve their project methods in order to take full advantage of the capabilities of these emerging SOC design and development tools. Presently, one of the most promising techniques is HW/SW co-design and co-verification. Co-design enables the HW and SW designers to jointly attack the SOC project by giving the SW designer access to the virtual hardware under development before silicon is available and enables the hardware designer to exercise the design with the actual operational software, rather than laboriously generated test vectors

Published in:


Date of Conference:

15-17 Sep 1998