By Topic

A performance evaluation of a RISC-based digital signal processor architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
J. Kang ; Seoul Nat. Univ., South Korea ; J. Lee ; W. Sung

As the complexity of DSP (digital signal processing) applications increases, the need for efficient processor architectures and compilers also grows. RISC-based DSP processors not only have general-purpose registers and orthogonal instruction formats to support compiler-friendliness, but also contain several DSP processor-specific features, such as single cycle MAC (multiply-and-accumulate), direct memory access, automatic address generation, and hardware looping, to execute arithmetic and data-intensive DSP operations efficiently. We evaluate the performance effects of each architectural add-on feature using DSP benchmarks. Benchmark programs are compiled using modified C compilers that accommodate the DSP processor-specific features. We also compare the performances with those of superscalar RISC architectures having two, three, and four issue capabilities in one clock cycle. Finally, an application-level performance comparison is conducted using a QCELP vocoder program

Published in:

Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on

Date of Conference:

8-10 Oct 1998