By Topic

Using DG2VHDL to synthesize an FPGA implementation of the 1-D discrete wavelet transform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Stone ; Dept. of Electr. & Comput. Eng., Northeastern Univ., Boston, MA, USA ; E. S. Manolakos

We introduce DG2VHDL, a design tool which bridges the gap between an abstract graphical description of a DSP algorithm and its concrete hardware description language (HDL) representation. DG2VHDL automatically translates a dependence graph (DG) into a synthesizable, behavioral VHDL entity that can be input to industrial-strength behavioral compilers for producing silicon implementations of the algorithm (FPGA, ASIC). The discrete wavelet transform (DWT) was selected to demonstrate that the tool facilitates the rapid prototyping of modular parallel structures for non-trivial algorithms with non-regular data dependency structure. In addition, the DWT is an important algorithm for data compression and feature extraction, among many other real-time DSP applications. We demonstrate here that the behavioral VHDL code produced automatically by the tool leads, after behavioral synthesis, to an efficient distributed memory and control modular array architecture which can be embedded into a single FPGA

Published in:

Signal Processing Systems, 1998. SIPS 98. 1998 IEEE Workshop on

Date of Conference:

8-10 Oct 1998