By Topic

Digital circuit partition by self-organizing maps: a comparison to classical methods

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
B. Kiziloglu ; SICAN GmbH, Hannover, Germany ; V. Tryba ; W. Daehn

The partitioning of integrated circuits can be executed by using a modified algorithm of the self-organizing map. After a short description of the modified algorithm, an algorithm for the automatic partitioning is explained. The performance of the algorithm is compared to greedy and random algorithms.

Published in:

Neural Networks, 1993. IJCNN '93-Nagoya. Proceedings of 1993 International Joint Conference on  (Volume:3 )

Date of Conference:

25-29 Oct. 1993