By Topic

An analog integrated circuit of a Hamming neural network designed and fabricated in CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bin-Qiao Li ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Zhi-Jian Li ; Bing-Xue Shi

An analog integrated circuit of a Hamming neural network designed and fabricated in CMOS technology is presented. The template matching calculation circuit in the neural network is composed of distributed neurons formed by pull-up and pull-down CMOS transistor pairs. A multiple input and output "winner take all" network is designed in pseudo NMOS circuit. Testing results show that the Hamming network can work at high speed, and the "winner take all" network has a high resolution accuracy.

Published in:

Neural Networks, 1993. IJCNN '93-Nagoya. Proceedings of 1993 International Joint Conference on  (Volume:1 )

Date of Conference:

25-29 Oct. 1993