Cart (Loading....) | Create Account
Close category search window
 

A reconfigurable architecture for real time segmentation of image sequences using self-organizing feature maps

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
de Barros, M.A. ; Groupe ESIEE, Lab. de Traitement de l''Inf. et des Syst., Noisy-le-Grand, France ; Akil, M. ; Natowicz, R.

We propose an architecture for segmenting sequences of images in grey levels at video rate. This architecture implements on field programmable gate arrays an algorithm of image segmentation by self-organising feature maps. Performance and costs of the architecture are evaluated, reconfigurability of the proposed architecture is discussed.

Published in:

Neural Networks, 1993. IJCNN '93-Nagoya. Proceedings of 1993 International Joint Conference on  (Volume:1 )

Date of Conference:

25-29 Oct. 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.