By Topic

Speech synthesis software for a 32-bit microprocessor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. Ishikawa ; Inf. Technol. R&D Center, Mitsubishi Electr. Corp., Kanagawa, Japan ; Y. Kisuki ; T. Sakamoto ; T. Hase

The achievements in developing a new speech synthesis algorithm with reduced computation and memory consumption as well as the implementation technology centered on the specialized embedded MCU architecture are described in this paper. To cope with these challenges, a method using 1-pitch waveforms with a common phase is proposed. In addition, data relocation in the memory was used to improve the cache hit rate. The floating-point computation was altered to a 16-bit fixed-point computation to reduce the load on a CPU not equipped with an FPU. The performance of the speech synthesis software was verified and evaluated by making a model system incorporating all the aforementioned features. The necessary memory size proven by the evaluation test was 420 kbytes. The data processing time was also reduced by 25% by relocating the codes and data in the memory. The use of fixed-point computation produced a processing speed forty times as high as the floating-point computation. As a result, the total computation amount of this speech synthesis software was proven to be 1 to 1.5 MIPS

Published in:

IEEE Transactions on Consumer Electronics  (Volume:44 ,  Issue: 3 )