Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

A VLSI implementation of dual AC-3 and MPEG-2 audio decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ko, Woo-Suk ; Dept. of Electron. Eng., Yonsei Univ., Seoul, South Korea ; Sun-Kook Yoo ; Sung-Wook Park ; Joon-Seok Kim
more authors

This paper presents a dual AC-3 and MPEG-2 audio decoder which can decode both bit-streams. MPEG-2 synthesis filtering is modified by the 32-point FFT to share the common data path with the AC-3's. The architecture of the decoder consists of a programmable DSP core and a hardwired common synthesis filter. The DSP core was designed suitable for audio processing. The common filter design adopts the suggested MPEG-2 modified synthesis filtering. The proposed system was synthesized with 0.6 μm technology and proven to be cost-effective

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:44 ,  Issue: 3 )