By Topic

A single-chip HDTV video decoder design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Brosz, E. ; Panasonic AVC American Labs. Inc., Burlington, NJ ; Meyer, R. ; Phillips, L. ; Ryan, R.T.

The development has been compared for a single-chip MPEG2 main profile @ high-level video decoder that decodes and displays all 18 ATSC digital video formats, including HDTV. Additionally, it can ”downconvert“ HDTV inputs to SDTV resolution and incorporates programmable filters for display output reformatting. By using Rambus DRAM technology, adequate memory performance was achieved for a single-chip implementation. Applications include digital TV receivers, set-top boxes and computers

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:44 ,  Issue: 3 )