By Topic

Pipeline architecture of specialized reconfigurable processors in FPGA structures for real-time image pre-processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Wiatr, K. ; Inst. of Electron., Tech. Univ. of Cracow, Poland

The article presents considerations concerning the choice of a multiprocessor unit architecture for fast realization of the tasks connected with initial processing of visual images. Based on the earlier experience of the author within the scope of real time systems, implementation in pipeline architecture of specialized hardware processor-assembled on the basis of FPGA programmable structures-was suggested. In particular, implementation of the following processor has been prepared: median filtration, convolution, look-up-table recording, logic processor, histogram count-up and morphological processors. Experimental work has also been done, in order to verify the concept assumed, whose results associated with delay times are included in the article. A structure of universal reconfigurable processor has been moreover offered. The works have been financed by the Polish Scientific Research Committee

Published in:

Euromicro Conference, 1998. Proceedings. 24th  (Volume:1 )

Date of Conference:

25-27 Aug 1998