By Topic

Efficient combinational loops handling for cycle precise simulation of system on a chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hommais, D. ; ASIM Dept., Paris VI Univ., France ; Petrot, F.

As system integration becomes a reality the need for efficient, core based, simulators is pressing. Different levels of simulation accuracy/fidelity are necessary during system design. Naturally, a system is defined as a set of communicating finite state machines. In this work, we present a cycle precise simulator that is able to efficiently handle combinational loops existing between the FSMs. We devise a strategy that ensures that the blocks that do not belong to a combinational loop will be evaluated only once per cycle, and that the order of the components within a loop tends to minimize the number of iterations required to achieve stability. We express the problem in a graph theoretic manner, and propose a set of steps to obtain a valid schedule

Published in:

Euromicro Conference, 1998. Proceedings. 24th  (Volume:1 )

Date of Conference:

25-27 Aug 1998