By Topic

VLSI array processor implementation of quasi-block state-space IIR digital filters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Abdel-Raheem, E. ; Dept. of Electron. & Comm. Eng., Ain Shams Univ., Cairo, Egypt ; Tawfik, A.

A new array processor implementation of IIR digital filters is proposed with a high input sampling rate which is not limited by the speed of the processor elements involved. The proposed implementation is based on the quasi-block state-space description of IIR digital filters corresponding to the case of parallel combination of second-order sections. Performance comparison (in terms of hardware complexity and speed) of the proposed implementation with another existing implementation is also presented

Published in:

Radio Science Conference, 1998. NRSC '98. Proceedings of the Fifteenth National

Date of Conference:

24-26 Feb 1998