Close category search window
 

An approach for fabricating high-performance inductors on low-resistivity substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Xie, Ya-Hong ; Lucent Technol., AT&T Bell Labs., Murray Hill, NJ, USA ; Frei, M.R. ; Becker, A.J. ; King, C.A.
more authors

Porous Si layers up to 250 μm in thickness are used to isolate spiral inductors from low resistivity substrates. Wafer curvature and secondary ion mass spectroscopy (SIMS) analysis are done to address the manufacturability issue of porous Si. Spiral inductors with a single level Al on 2 in, p-type substrates of 0.008 Ω-cm resistivity are demonstrated with Q<6 at 3 GHz for an L of ~8 nH. Large inductors with L~100 nH have been shown with the first resonance frequency at 1 GHz. The expected performance potential as well as factors that could be limiting the Q are discussed

Published in:
Solid-State Circuits, IEEE Journal of  (Volume:33 ,  Issue: 9 )

Date of Publication: Sep 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.